Oʻzbekcha
BUL ALGEBRASI QONUNLARI
Jurnal
Pedagogik ta’lim va tarbiya transformatsiyasida fundamental, amaliy va innovatsion tadqiqotlarning konseptual asoslari
Nashr
Pedagogik ta’lim va tarbiya transformatsiyasida fundamental, amaliy va innovatsion tadqiqotlarning konseptual asoslari xalqaro ilmiy-amaliy anjuman (2026-yil, 23-iyun)
Annotatsiya
Ushbu maqolada Boolean algebrasi va De Morgan qonunlari asosida raqamli mantiqiy sxemalarni optimallashtirishga doir yondashuvlar tahlil qilingan. Tadqiqotda murakkab mantiqiy ifodalar De Morgan teoremalari orqali soddalashtirilib, Logisim va Proteus muhitlarida simulyatsiya qilindi. Natijalar sxema elementlarining kamayishi, energiya sarfining pasayishi va kechikish vaqtining qisqarishi bilan tasdiqlandi.
Kalit so‘zlar
Boolean algebra
De Morgan qonunlari
Logisim
NAND
NOR.
Proteus
circuit optimization
digital logic
English
This paper examines the optimization of digital logic circuits using Boolean algebra and the De Morgan laws. Complex logic expressions were simplified using De Morgan’s theorems and implemented in Logisim and Proteus environments. The results demonstrate a reduction in circuit elements, power consumption, and propagation delay time.
Boolean algebra
De Morgan laws
Logisim
NAND
NOR.
Proteus
circuit optimization
digital logic
1. Mano, M. M., & Ciletti, M. D. (2017). Digital design: With an introduction to the Verilog HDL, VHDL, and systemVerilog. Pearson Education.
2. Wakerly, J. F. (2018). Digital design: Principles and practices (5th ed.). Pearson Education.
3. Roth, C. H., & Kinney, L. L. (2019). Fundamentals of logic design (8th ed.). Cengage Learning.
4. Rabaey, J. M., Chandrakasan, A., & Nikolić, B. (2020). Digital integrated circuits: A design perspective (2nd ed.). Prentice Hall.
5. Brown, S., & Vranesic, Z. (2015). Fundamentals of digital logic with VHDL design (3rd ed.). McGraw-Hill Education. Harris, D., &
6. Harris, S. (2021). Digital design and computer architecture (3rd ed.). Morgan Kaufmann.
7. Brayton, R., Hachtel, G., & Sangiovanni-Vincentelli, A. (1984). A survey of optimization techniques for Boolean functions. Proceedings of the IEEE, 72(2), 195–213. https://doi.org/10.1109/PROC.1984.12819
8. Mishchenko, A., et al. (2006). Boolean optimization in logic synthesis. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 25(9), 1492–1506. https://doi.org/10.1109/TCAD.2005.859489
9. Gulati, K., & Khatri, S. (2009). Efficient logic circuit optimization using Boolean decomposition. IEEE Transactions on VLSI Systems, 17(8), 1227 1236. 10.
10. IEEE STA Working Group. (2022). Standard cell delay models and timing closure techniques. IEEE Standards. https://standards.ieee.org
11. Logisim Evolution Documentation. (2023). Logic simulation and synthesis tools. Retrieved from https://github.com/logisim-evolution
12. Proteus Design Suite User Guide. (2024). Digital simulation and power analysis. Labcenter Electronics. https://www.labcenter.com
